Maxim-integrated MAXQ7666 Manual do Utilizador Página 48

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 386
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 47
MAXQ7665/MAXQ7666 Users Guide
1-46
1.4.1 Accumulator Pointer Register (AP)
Register Description: Accumulator Pointer Register
Register Name: AP
Register Address: Module 08h, Index 00h
Bits 7 to 4: Reserved. Read 0, write ignored.
Bits 3 to 0: Accumulator Select 3 to 0 (AP.3 to AP.0). These bits select which of the 16 accumulator registers are used for arithmetic
and logical operations. If the APC register has been set to perform automatic increment/decrement of the active accumulator, this set-
ting will be automatically changed after each arithmetic or logical operation. If a MOVE AP, Acc instruction is executed, any enabled
AP inc/dec/modulo control will take precedence over the transfer of Acc data into AP.
1.4.2 Accumulator Pointer Control Register (APC)
Register Description: Accumulator Pointer Control Register
Register Name: APC
Register Address: Module 08h, Index 01h
Bit 7: Accumulator Pointer Clear (CLR). Writing this bit to 1 clears the accumulator pointer AP to 0. Once set, this bit will automati-
cally be reset to 0 by hardware. If a MOVE APC, Acc instruction is executed requesting that AP be set to 0 (i.e., CLR = 1), the AP clear
function overrides any enabled inc/dec/modulo control. All reads from this bit return 0.
Bit 6: Accumulator Pointer Increment/Decrement Select (IDS). If this bit is set to 0, the accumulator pointer AP is incremented fol-
lowing each arithmetic or logical operation according to MOD2:MOD0. If this bit is set to 1, the accumulator pointer AP is decrement-
ed following each arithmetic or logical operation according to MOD2:MOD0. If MOD2:MOD0 is set to 000, the setting of this bit is
ignored.
Bits 5 to 3: Reserved. Read 0, write ignored.
Bit #
76543210
Name — — — — AP.3 AP.2 AP.1 AP.0
Reset 0 0 0 0 0 0 0 0
Access r r r r rw rw rw rw
r = read, w = write
Note: This register is cleared to 00h on all forms of reset.
Bit #
76543210
Name CLR IDS MOD2 MOD1 MOD0
Reset 0 0 0 0 0 0 0 0
Access rw rw r r r rw rw rw
r = read, w = write
Note: This register is cleared to 00h on all forms of reset.
Maxim Integrated
Vista de página 47
1 2 ... 43 44 45 46 47 48 49 50 51 52 53 ... 385 386

Comentários a estes Manuais

Sem comentários