Maxim-integrated MAXQ7667 Manual do Utilizador descarregar pdf (Página 57)

4-13 __________________________________________________________________________________________________________

MAXQ7667 User’s Guide

4.1.12 Instruction Pointer Register (IP)

Bits 15 to 0: Instruction Pointer Register Bits 15:0 (IP[15:0]).

This register contains the address of the next instruction to be exe-

cuted and is automatically incremented by 1 after each program fetch. Writing an address value to this register will cause program flow

to jump to that address. Reading from this register will not affect program flow.

4.1.13 Stack Pointer Register (SP)

Bits 15 to 4: Reserved.

Read 0, write ignored.

Bits 3 to 0: Stack Pointer Register Bits 3 to 0 (SP[3:0]). These four bits indicate the current top of the hardware stack, from 0h to

Fh. This pointer is incremented after a value is pushed on the stack and decremented before a value is popped from the stack.

Bit #

15 14 13 12 11 10 9 8

Name IP15 IP14 IP13 IP12 IP11 IP10 IP9 IP8

Reset 1 0 0 0 0 0 0 0

Access r w r w r w r w r w r w r w r w

Bit #

76543210

Name IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0

Reset 0 0 0 0 0 0 0 0

Access rw rw rw rw r w rw rw rw

r = read, w = write

Note: This register is cleared to 8000h on all forms of reset.

Bit #

15 14 13 12 11 10 9 8

Name — — — — — — — —

Reset 0 0 0 0 0 0 0 0

Access r r rrrrrr

Bit #

76543210

Name — — — — SP3 SP2 SP1 SP0

Reset 0 0 0 0 1 1 1 1

Access r r rrrw rw rw rw

r = read, w = write

Note: This register is cleared to 000Fh on all forms of reset.

1 2 ... 52 53 54 55 56 57 58 59 60 61 62 ... 346 347

Sem comentários

Maxim-integrated MAXQ7667 Manual do Utilizador Página 57